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RECONFIGURABLE GLOBAL NEUROMORPHIC SYNAPSE 
INTERCONNECTS WITH TFTS
JAN GENOE, PRAVEEN RAGHAVAN, ZSOLT TOKEI, FRANCKY CATTHOOR, AND SOEREN STEUDEL
Every neuron in a 
human brain is 
connected via its 
synapses to 10-
15.000 other 
neurons. 
Those connections 
can be over time 
reconfigured 
allowing new 
connections with 
any other neuron.
But only few of the 
longer connections 
are concurrently 
active
GLOBAL SYNAPSE
In a neuromorphic IC with more then >1000 neurons, where every neuron can 
communicate with every neuron,  the transistor count of the reconfigurable interconnect ( 
switches, buffer, repeater) heavily dominates the transistor count, area and power 
consumption of the IC.
Scaling in power consumption
Scaling in integration density
Scaling in cost
Objective
Large scale reconfigurable interconnect that allows to connect every neuron with every neuron 
even across the whole neuromorphic IC but with only limited amount of them concurrently active 
(as motivated earlier)
BEOL OF N14 (INTEL)
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Aspect 
ratio
Pitch / Metal Thickness
K. Fischer et al, “Low-k interconnect stack with multi-layer air gap and tri-metal-insulator-
metal capacitors for 14nm high volume manufacturing , Proceeding of IEEE MAM (2015)
For the global interconnect (BEOL > M4 ) the via size dominates the 
area consumption of switches and repeaters. Not the FEOL transistor 
3D INTEGRATION
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3D TSV chip stacking 3D BEOL TFT
Stacking multiple identical chips with TSV Integrate thin film transistors in the BEOL
Pro: 
High speed, high performance, relative 
mature
Con:
High cost, 
integration density/size of TSV?
Pro: 
Low cost?, high integration density
Con:
Performance, maturity
Pro: 
high performance, high speed
Con:
Integration density? since only few 
(2) transistor layer are stacked
Monolithic 3D
Transfer of crystalline Si
Cu
FEOL
M1
M2
M3
M4
M5
M6
M7
M8
M9 TFT
3D BEOL TFT
Enable in every BEOL 
layer a TFT process 
module with minimal 
additional mask count 
(cost) and a critical 
dimension that 
corresponds to the 
existing pitch of the 
metalization
3D BEOL TFT
TFT REQUIREMENTS
1. Scalability down to pitch of M3-M4 (L<50nm)
2. Temperature budget of BEOL (380°C)
3. Leakage below low-leakage transistor of advanced nodes (<10pA/um; low 
duty cycle in neuromorphic computing  static leakage dominates); 
4. High uniformity ( amorphous or nano-crystaline)
5. Speed ( stage delay <<1ns for buffering data rates of 100M-1G bit/s )
6. Bias stability / Reliability
7. Complementary ( n and p-type )
8. Mask count ( max 1-2 additional mask per BEOL layer )
9. Maturity of process technology
THIN FILM TRANSISTOR (1) 
Thin film 
semiconductor
Silicon
Amorphous silicon
Microcrystalline 
silicon
Polycrystalline 
silicon
Metaloxide 1D/2D Chalcogenide Organic
e.g. ZnS, CdTe, 
CIGS, MoS, 
WSe
e.g. ZnO, IGZO 
(In2Ga2ZnO7), 
ITZO, HfInZnO, 
SnO, CuO, 
ZnON
e.g. Carbon 
nanotube 
(CNT), 
Graphene
Black 
phosphorus
e.g. C60, P3HT, 
pentacene
CuPc, DNTT
THIN FILM TRANSISTOR (2) 
TFT Amorphous Si Polysilicon Chalcogenide
(e.g. WSe2)
Metaloxide
(e.g. IGZO)
Organic
(e.g. DNTT)
1D/2D
(CNT, MoS, 
Graphene)
Mobility [cm2/Vs] 0.5-1 50-150 140 10-20 0.5-5 >100
Bias stability very poor good n.a. medium medium n.a.
Uniformity good poor n.a. good good n.a.
polarity n n, p n, p n n, p n, p
Ioff [A/um] 
@VGS=-10V
10p 10p * Bad, mostly 
ambipolar
<<1f <10p Very bad
Maturity Production
display
Production
display
R&D Lab Production
display
R&D; Pilot line R&D Lab
Substrate size max. Gen10 max. Gen6 Flakes of mm2 max. Gen8 max. Gen3.5 Wafer 
Deposition 
process
PECVD PECVD + anneal
(laser, thermal)
Crystal growth + 
transfer
PVD, (solution 
coating)
OMBE, solution 
coating
CVD, transfer
Process
Temperature [°C]
350 450 Growth > 600C
Transfer = RT
350 150 Growth > 600C
Transfer = RT
Lets l ok at mature TFT technologies
AMORPHOUS SILICON TFT
LCD TV – TFT IS USED AS A SWITCH IN AN ACTIVE MATRIX
cfr. DowCorning
Gen10
2850 x 3050mm
Latest Generation: Sharp’s Gen10 plant, Sakai City
72,000 substrates per month
Investment:~ $4.25B
• Lithographically patterned amorphous silicon 
transistor (L=5um, μ~0.5cm2/Vs) behind every pixel
• Backplane has 4-5 mask steps 
• N-type only
• Low speed (mobility <1cm2/Vs)
• low bias stability 
• high uniformity
• Temperature budget of 350°C
No solution for BEOL 
 too slow
 too low bias stability
 too high leakage
LOW-TEMPERATURE POLYSILICON TFT (1)
SMART PHONE DISPLAY
Japan Display Inc.   SID DIGEST 75, 2014
Complex in-panel digital complementary circuits with TFT
Nobuo Karaki et al, A Flexible 8-bit Asynchronous Microprocessor Based on Low-Temperature Poly-
Silicon (LTPS) TFT Technology , Digest of SID 2005, pp.1430-1433
LOW-TEMPERATURE POLYSILICON TFT (2)
MICROPROCESSOR
Cfr. Epson Seiko
No solution for BEOL 
 too high temperature (>450°C)
 high Ioff (grain boundaries)
 Low uniformity (micro-crystalline)
 High mask count (contact doping)
METALOXIDETFT
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MANUFACTURING RAMP UP OF IGZO DISPLAYS SINCE 2014
n-type only
medium speed, medium bias stability
High uniformity, ultralow Ioff
Temperature budget of 350°C
METALOXIDETFT
< 14
FLEXIBLE AMOLED DISPLAYS @IMEC
with GIP @ SID 2015
on PEN @ IDW 2013
W/L=10/2 um/um
Mobility ~10cm2/Vs
Stage delay <10ns for L=2um
256 TFT across 6” wafer for VDD=5V technology
Uniformity of IGZO TFT
(baseline PVD but ALD, CVD, Sol-gel possible)
METALOXIDETFT
RFID CHIPS WITH IGZO TFT @ IMEC
Mo
buffer
Mo
Glass
SiNxSiO2
IGZO
polyimide
0.5
0.4
0.3
0.2
0.1
0.0
V
o
u
t 
[V
]
543210
Time [ms]
500
400
300
200
100
0
D
a
ta
 r
a
te
 [
k
b
it
/s
]
1086420
VDD [V]
ISO/IEC 14443
ISO/IEC 15693
Sony Felica
Vbias = 2VDD
27ns 
stage delay
K. Myny and S.Steudel, ISSCC 2016
THIN-FILM MICROPROCESSORSMETALOXIDETFT
METALOXIDETFT
Ioff of IGZO TFT technology @ imec  wide bandgap 3.2eV without minority carriers
10
-15
10
-14
10
-13
10
-12
10
-11
10
-10
10
-9
I D
  
 [
A
] 
x
 
-10 -8 -6 -4 -2 0
VGS   [V]
10
-15
10
-14
10
-13
10
-12
10
-11
10
-10
10
-9
|ID
|   [A
]
'ESL DieH'
W/L = 60/20 um/um
tins = 200 nm
er = 5.6
VDS =0.5V
linear saturation
Zoom in with long integration 
and auto range
-10 -5 0 5 10
VGS   [V]
10
-13
 
10
-11
 
10
-9
 
10
-7
 
10
-5
 
I D
S
 [
A
] 
 
'ESL DieH'
W/L = 60/20 um/um
tins = 200 nm
er = 5.6
VDS =20V
noise floor ~ 3e-14A
 25C
 60C
 90C
 105C
10
-12
10
-11
10
-10
10
-9
10
-8
10
-7
10
-6
10
-5
I D
  
 [
A
] 
x
 
-10 -5 0 5 10
VGS   [V]
'ESL DieH'
W/L = 60/20 um/um
tins = 200 nm
er = 5.6
VDS =0.5V
 
 25C
 60C
 90C
 105C
Up to 105°C, the Ioff below 10-14A/um.  
For more accurate measurement, TFT 
with larger W/L are required.
METALOXIDETFT
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LEAKAGE CURRENT OF IGZO TFT
Shunpei Yamazaki, SEL (2015) 
Lowest leakage current of any know material system
Matsubayashi et al, “20-nm-node trench-gate-self-aligned crystalline In-Ga-Zn-Oxide FET with high” IEEE IEDM, pp-141-143 (2015)
METALOXIDE TFT
SUB-MICROMETER IGZO TFT ON CMOS
SEL : state recovery SAMSUNG
SAMSUNG
SEL
Toshiba
Renesas
Many companies and R&D center work on metaloxide BEOL TFT for different application
METALOXIDETFT
SCALABILITY OF IGZO TFT
Matsubayashi et al, “20-nm-node trench-gate-self-aligned crystalline In-Ga-Zn-Oxide FET with high” IEEE IEDM, pp-141-143 (2015)
METALOXIDETFT
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SPEED OF SCALED IGZO TFT
IGZO has an average mobility ~ 10cm2/Vs. Higher mobility metaloxide
material with mobility >40cm2/Vs have been demonstrated
Matsubayashi et al, “20-nm-node trench-gate-self-aligned crystalline In-Ga-Zn-Oxide FET with high” IEEE IEDM, pp-141-143 (2015)
METALOXIDETFT
VLSI INTEGRATION ON CMOS
IGZO TFT LOOKS LIKE THE PERFECT BEOL TFT SOLUTION
BUT......
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METALOXIDE TFT
P-TYPE TFT 60
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SnOx at 350 °C
Lower mobility <5cm2/Vs
High Ioff >1nA/um
Low bias stability
Low maturity 
Ab-initio modeling suggest that an 
amorphous metaloxideTFT with 
better performance is unlikely
TFT CIRCUIT LOGIC / DEVICE LIMITATION !!
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3D BEOL TFT FOR GLOBAL SYNAPSE
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METALOXIDE TFT
1. Scalability down to pitch of M3-M4 (L<50nm)
2. Temperature budget of BEOL (380°C)
3. Leakage below low-leakage transistor of advanced nodes (<10pA/um)
4. High uniformity ( amorphous or nano-crystaline)
5. Speed ( stage delay <<1ns for buffering data rates of 1Gbit/s )
6. Bias stability / reliability
7. Complementary ( n and p-type )
8. Cost ( max 1-2 additional mask per BEOL layer )
9. Maturity of process technology on CMOS
Will this approach translate into lower energy 
consumption, smaller footprint and lower cost 
then conventional FEOL solutions for global 
synapse reconfigurable interconnect? 
H2020: NEU-RAM3
BEOL TFT TEST CHIP WITH RECONFIGURABLE INTERCONNECT ( 3000-4000 TFT)
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N-bit data bondpads
At IC boundary
Output
Figure 10: conceptual implementation with several neural clusters ICs with central  
scalable global synapse communication IC.
